

Department of Electrical Engineering
Faculty of Technology & Engineering
The Maharaja Sayajirao University of Baroda
T I M E T A B L E

Name :
Semester : F I R S T

Class : M.E.I [A C R]
Year : 2023 - 2024

Division

Sr. No.	Time	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY	SATURDAY
1	07.30 - 08.30 a.m.						
2	08.30 - 09.30 a.m.						
3	09.30 - 10.30 a.m.						
	10.30 - 11.00 a.m.	R	E	C	E	S	S
4	11.00 - 12.00 noon	Computer- Controlled Systems Lab		Computer-Controlled Systems	Applied Signal Processing & Filter Design Lab		
5	12.00 - 01.00 p.m.		Optimal & Robust Control	Computer-Controlled Systems		Dynamical Systems Analysis	Applied Signal Processing & Filter Design
6	01.00 - 02.00 p.m.		Optimal & Robust Control			Dynamical Systems Analysis	Applied Signal Processing & Filter Design
	02.00 - 02.30 p.m	R	E	C	E	S	S
7	02.30 - 03.30 p.m.	Dynamical Systems Analysis	Computer-Controlled Systems		Applied Signal Processing & Filter Design	Optimal & Robust Control Lab	Optimal & Robust Control
8	03.30 - 04.30 p.m.	Dynamical Systems Analysis	Computer-Controlled Systems		Applied Signal Processing & Filter Design		Optimal & Robust Control
9	04.30 - 05.30 p.m.						

Head
Department Of Electrical Engineering

Department of Electrical Engineering
Faculty of Technology & Engineering
The Maharaja Sayajirao University of Baroda
T I M E T A B L E

Name :
Semester : F I R S T

Class : M.E. I [I E]
Year : 2023 - 2024

Division

Sr. No.	Time	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY	SATURDAY
1	07.30 - 08.30 a.m.						
2	08.30 - 09.30 a.m.						
3	09.30 - 10.30 a.m.						
	10.30 - 11.00 a.m.	R	E	C	E	S	S
4	11.00 - 12.00 noon				DC Converters Lab		
5	12.00 - 01.00 p.m.	AC Voltage Controllers	DC Converters	AC Voltage Controllers		Power Electronics Devices and Circuits	Applied Signal Processing & Filter Design
6	01.00 - 02.00 p.m.	AC Voltage Controllers	DC Converters	AC Voltage Controllers		Power Electronics Devices and Circuits	Applied Signal Processing & Filter Design
	02.00 - 02.30 p.m.	R	E	C	E	S	S
7	02.30 - 03.30 p.m.	Power Electronics Devices and Circuits Lab	Power Electronics Devices and Circuits	DC Converters	Applied Signal Processing & Filter Design		Applied Signal Processing & Filter Design Lab
8	03.30 - 04.30 p.m.		Power Electronics Devices and Circuits	DC Converters	Applied Signal Processing & Filter Design		
9	04.30 - 05.30 p.m.						

Head

Department Of Electrical Engineering

Department of Electrical Engineering
Faculty of Technology & Engineering
The Maharaja Sayajirao University of Baroda

T I M E T A B L E

Name :
Semester : FIRST

Class : M.E. I [M S A]
Year : 2023 - 2024

Division

Sr. No.	Time	MONDAY	TUESDAY	WEDNESDAY	THURSDAY	FRIDAY	SATURDAY
1	07.30 - 08.30 a.m.						
2	08.30 - 09.30 a.m.						
3	09.30 - 10.30 a.m.						
	10.30 - 11.00 a.m.	R	E	C	E	S	S
4	11.00 - 12.00 noon						
5	12.00 - 01.00 p.m.	Advanced Microprocessor	Microelectronics & VLSI design Lab	Applied Signal Processing and Filter Design Lab.	Communication Networks & Security	Advanced Microprocessor Lab	Applied Signal Processing and Filter Design
6	01.00 - 02.00 p.m.	Advanced Microprocessor			Communication Networks & Security		Applied Signal Processing and Filter Design
	02.00 - 02.30 p.m.	R	E	C	E	S	S
7	02.30 - 03.30 p.m.	Microelectronics & VLSI design	Advanced Microprocessor	Communication Networks & Security	Applied Signal Processing and Filter Design	Microelectronics & VLSI design	
8	03.30 - 04.30 p.m.	Microelectronics & VLSI design	Advanced Microprocessor	Communication Networks & Security	Applied Signal Processing and Filter Design	Microelectronics & VLSI design	
9	04.30 - 05.30 p.m.						

Head

Department Of Electrical Engineering